

December 1998

Application Briefs

AB 140 PCI Compliance of Altera Devices

Application Notes

AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices

AN 41 PCI Bus Applications in Altera Devices

AN 42 Metastability in Altera Devices

AN 43 Designing with MAX 9000 Devices

AN 74 Evaluating Power for Altera Devices

AN 77 Understanding MAX 9000 Timing

AN 80 Selecting Sockets for Altera Devices

AN 81 Reflow Soldering Guidelines for Surface-Mount Devices

AN 85 In-System Programming Times for MAX Devices

AN 95 In-System Programmability in MAX Devices

AN 100 In-System Programmability Guidelines

Brochures

Corporate Brochure

Packaging Solutions Brochure

Catalogs

AMPP Catalog

LPM Quick Reference Guide

Data Sheets

Altera Device Package Information Data Sheet

Altera Programming Hardware Data Sheet

BitBlaster Serial Download Cable Data Sheet

ByteBlaster Parallel Port Download Cable Data Sheet

ByteBlasterMV Parallel Port Download Cable Data Sheet

Configuration Elements Data Sheet

MAX 9000 Programmable Logic Device Family Data Sheet

Operating Requirements for Altera Devices Data Sheet

QFP Carrier & Development Socket Data Sheet

General Information

Introduction (to the Altera *1998 Data Book*)

Ordering Information

Product Information Bulletins

PIB 24 Advantages of ISP-Based PLDs over Traditional PLDs

PIB 26 Concurrent Programming through the JTAG Interface for MAX Devices

Selector Guides

Component Selector Guide

In-System Programmability Selector Guides

Solution Briefs

SB 16 Convolutional Interleaver Megafunction

SB 21 a8259 Programmable Interrupt Controller MegaCore Function

SB 23 Microperipheral MegaCore Library

Technical Briefs

TB 14 Altera ISP-Based CPLDs & Concurrent Programming

TB 19 Advantages of MAX 9000 & MAX 7000S Architectures

TB 21 Benefits of Using MAX 9000 & MAX 7000S Devices

TB 28 Advantages of ISP-Based CPLDs

TB 32 ISP Programming Methods & Ordering Codes