

December 1998

Application Briefs

- AB 124 Prescaled Counters in FLEX 8000 Devices *Note (1)*
- AB 130 Parity Generators in FLEX 8000 Devices *Note (1)*
- AB 131 State Machine Encoding *Note (1)*
- AB 135 Ripple-Carry Gray Code Counters in FLEX 8000 Devices *Note (1)*
- AB 140 PCI Compliance of Altera Devices

Application Notes

- AN 33 Configuring FLEX 8000 Devices *Note (1)*
- AN 36 Designing with FLEX 8000 Devices *Note (1)*
- AN 38 Configuring Multiple FLEX 8000 Devices *Note (1)*
- AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- AN 41 PCI Bus Applications in Altera Devices
- AN 42 Metastability in Altera Devices
- AN 49 Implementing CRCCs in Altera Devices
- AN 51 Using Programmable Logic for Gate Array Designs
- AN 52 Implementing RAM Functions in FLEX 10K Devices
- AN 59 Configuring FLEX 10K Devices
- AN 65 Implementing Dual-Port RAM in FLEX 10K Devices
- AN 66 Implementing FIFO Buffers in FLEX 10K Devices
- AN 73 Implementing FIR Filters in FLEX Devices
- AN 74 Evaluating Power for Altera Devices
- AN 80 Selecting Sockets for Altera Devices
- AN 81 Reflow Soldering Guidelines for Surface-Mount Devices
- AN 82 Highly Optimized 2-D Convolvers in FLEX Devices
- AN 84 Implementing fft With On-Chip RAM in FLEX 10K Devices
- AN 86 Implementing the pci_a Master/Target in FLEX 10K Devices
- AN 88 Using the Jam Language for ISP & ICR via an Embedded Processor
- AN 91 Understanding FLEX 10K Timing

- AN 96 Performance Measurements of Typical Applications
- AN 97 Comparing Performance of High-Density PLDs
- AN 98 Comparing Performance Using Common Megafunctions
- AN 99 Comparing Performance of Dual-Port Memory Functions
- AN 101 Improving Performance in FLEX 10K Devices with the Synplify Software

Brochure

- Corporate Brochure
- FLEX 10K Brochure
- Packaging Solutions Brochure

Catalog

- AMPP Catalog
- LPM Quick Reference Guide

Data Sheets

- Altera Device Package Information Data Sheet
- Altera Programming Hardware Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Configuration EPROMs for FLEX Devices Data Sheet
- Configuration Elements Data Sheet
- FLEX 10K Embedded Programmable Logic Family Data Sheet
- FLEX 10KE Embedded Programmable Logic Family Data Sheet
- FLEX 10K PCI Prototype Board Data Sheet
- Operating Requirements for Altera Devices Data Sheet

General Information

- Introduction (to the Altera *1998 Data Book*)
- Ordering Information

Product Information Bulletins

- PIB 20 Benefits of Embedded RAM in FLEX 10K Devices
- PIB 21 Implementing Logic with the Embedded Array in FLEX 10K Devices
- PIB 22 Design Tools for 100,000 Gate Programmable Logic Devices
- PIB 23 Digital Signal Processing in FLEX Device

Selector Guides

Component Selector Guide

Solution Briefs

- SB 1 Reed-Solomon CODEC Megafunction
- SB 2 High-Speed Adaptive FIR Filter Megafunction
- SB 3 Biquad IIR Filter Megafunction
- SB 4 Complex Multiplier/Mixer Megafunction
- SB 5 Numerically Controlled Oscillator Megafunction
- SB 8 ADPCM Megafunction
- SB 9 Discrete Cosine Transform Megafunctions
- SB 10 Digital Modulator Megafunction
- SB 11 Linear Feedback Shift Register Megafunction
- SB 12 Fast Fourier Transform MegaCore Function
- SB 13 Speedbridge Megafunction
- SB 14 Decimating Filter Megafunctions
- SB 15 Biorthogonal Wavelet Filter Megafunction
- SB 16 Convolutional Interleaver Megafunction
- SB 17 Early/Late Gate Synchronizer Megafunction
- SB 18 Binary Pattern Correlator Megafunction
- SB 19 EC210 PCI Bus Master/Target Megafunction
- SB 20 PCI Bus Master/Target MegaCore Function
- SB 21 a8259 Programmable Interrupt Controller MegaCore Function
- SB 22 CAN Bus Megafunction
- SB 23 Microperipheral MegaCore Library
- SB 25 PCI Bus Target Interface Megafunction
- SB 26 PCI Bus Master/Target Interface Megafunction
- SB 27 RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Function

- SB 28 USB Host Controller Megafunction
- SB 30 crc MegaCore Function Parameterized CRC Generator/Checker
- SB 31 I²C Interface Megafunctions
- SB 32 Telephony Tone Generation Megafunction
- SB 33 Viterbi Decoder Megafunction
- SB 34 IDR Deframer Megafunction
- SB 35 ATM Cell-Based UTOPIA Level 1 Interface Megafunction
- SB 36 IEEE 1394-Compatible LLC-I Megafunction
- SB 37 64-Bit PCI Bus Target Megafunction

Technical Briefs

- TB 1 FLEX 10K On-Chip RAM Performance
- TB 2 FLEX 10K On-Chip RAM Efficiency
- TB 3 FLEX Devices as Alternatives to ASSPs & ASICs
- TB 4 Using FLEX Devices as DSP Coprocessors
- TB 5 Implementing Multipliers in FLEX 10K EABs
- TB 6 Advantages of EABs in FLEX 10K Devices
- TB 8 Implementing Multirate Filters in FLEX Devices
- TB 10 Advantages of PLL Circuitry in Altera Devices
- TB 12 FLEX 10K vs. FPGA Performance
- TB 15 Implementing a 100,000-Gate Gate Array Design in an EPF10K100 Device
- TB 22 FLEX 10K Devices: The Density Leader
- TB 23 FLEX 10K Power Consumption
- TB 24 The Advantages of LPM
- TB 26 FLEX 10K & pci_a: The Complete PCI Solution
- TB 29 Internal Tri-State Emulation
- TB 38 FLEX 10KA-1 Devices: The Fastest High-Density Devices Available
- TB 41 Power Measurements: FLEX 10KA vs. XC4000 Devices

User Guides

PCI MegaCore Function User Guide

Note:

- (1) Although this document was originally written for FLEX 8000 designs, it can also be used for FLEX 10K designs.